
UC28023N
ObsoleteIC REG CTRLR MULT TOPOLOGY 16DIP
Deep-Dive with AI
Search across all available documentation for this part.

UC28023N
ObsoleteIC REG CTRLR MULT TOPOLOGY 16DIP
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | UC28023N |
|---|---|
| Clock Sync | False |
| Control Features | Frequency Control, Soft Start, Enable, Current Limit, Ramp |
| Duty Cycle (Max) [Max] | 90 % |
| Frequency - Switching [Max] | 460 kHz |
| Frequency - Switching [Min] | 340 kHz |
| Function | Step-Up, Step-Up/Step-Down |
| Mounting Type | Through Hole |
| Number of Outputs | 1 |
| Operating Temperature [Max] | 105 °C |
| Operating Temperature [Min] | -40 °C |
| Output Configuration | Positive |
| Output Phases | 1 |
| Output Type | Transistor Driver |
| Package / Case | 0.3 in |
| Package / Case | 16-DIP |
| Package / Case | 7.62 mm |
| Supplier Device Package | 16-PDIP |
| Synchronous Rectifier | True |
| Topology | Forward Converter, Full-Bridge, Flyback, Half-Bridge, Boost, Push-Pull |
| Voltage - Supply (Vcc/Vdd) [Max] | 30 V |
| Voltage - Supply (Vcc/Vdd) [Min] | 9 V |
UC28023 Series
Single ended economy high speed PWM controller
| Part | Clock Sync | Frequency - Switching [Min] | Frequency - Switching [Max] | Control Features | Output Configuration | Operating Temperature [Max] | Operating Temperature [Min] | Package / Case [x] | Package / Case | Package / Case [y] | Synchronous Rectifier | Output Type | Duty Cycle (Max) [Max] | Supplier Device Package | Voltage - Supply (Vcc/Vdd) [Max] | Voltage - Supply (Vcc/Vdd) [Min] | Topology | Mounting Type | Function | Number of Outputs | Output Phases | Package / Case | Package / Case |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Texas Instruments | 340 kHz | 460 kHz | Current Limit Enable Frequency Control Ramp Soft Start | Positive | 105 °C | -40 °C | 0.295 in | 16-SOIC | 7.5 mm | Transistor Driver | 90 % | 16-SOIC | 30 V | 9 V | Boost Flyback Forward Converter Full-Bridge Half-Bridge Push-Pull | Surface Mount | Step-Up Step-Up/Step-Down | 1 | 1 | ||||
Texas Instruments | 340 kHz | 460 kHz | Current Limit Enable Frequency Control Ramp Soft Start | Positive | 105 °C | -40 °C | 16-DIP | Transistor Driver | 90 % | 16-PDIP | 30 V | 9 V | Boost Flyback Forward Converter Full-Bridge Half-Bridge Push-Pull | Through Hole | Step-Up Step-Up/Step-Down | 1 | 1 | 0.3 in | 7.62 mm | ||||
Texas Instruments | 340 kHz | 460 kHz | Current Limit Enable Frequency Control Ramp Soft Start | Positive | 105 °C | -40 °C | 16-DIP | Transistor Driver | 90 % | 16-PDIP | 30 V | 9 V | Boost Flyback Forward Converter Full-Bridge Half-Bridge Push-Pull | Through Hole | Step-Up Step-Up/Step-Down | 1 | 1 | 0.3 in | 7.62 mm | ||||
Texas Instruments | 340 kHz | 460 kHz | Current Limit Enable Frequency Control Ramp Soft Start | Positive | 105 °C | -40 °C | 0.295 in | 16-SOIC | 7.5 mm | Transistor Driver | 90 % | 16-SOIC | 30 V | 9 V | Boost Flyback Forward Converter Full-Bridge Half-Bridge Push-Pull | Surface Mount | Step-Up Step-Up/Step-Down | 1 | 1 |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
Description
General part information
UC28023 Series
The UC28023 and UC28025 are fixed-frequency PWM controllers optimized for high-frequency switched-mode power-supply applications. The UC28023 is a single output PWM for single-ended topologies while the UC28025 offers dual alternating outputs for double-ended and full bridge topologies.
Targeted for cost-effective solutions with minimal external components. UC2802x devices include an oscillator, a temperature compensated reference, a wide bandwidth error amplifier, a high-speed current-sense comparator, and high-current, active-high, totem-pole outputs to directly drive external MOSFETs.
Protection circuitry includes a current limit comparator with a 1-V threshold, a TTL compatible shutdown port, and a soft-start pin which doubles as a maximum duty-cycle clamp. The logic is fully latched to provide jitter-free operation and prohibit multiple pulses at an output. An undervoltage lockout section with 800 mV of hysteresis assures low start-up current. During undervoltage lockout, the outputs are high impedance. Propagation delays through the comparators and logic circuitry have been minimized while maximizing bandwidth and slew rate of the error amplifier.
Documents
Technical documentation and resources
No documents available