5962-8515401CA

Active

Texas Instruments

HIGH SPEED CMOS LOGIC DUAL NEGATIVE-EDGE TRIGGER J-K FLIP-FLOPS WITH RESET

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsLogic Guide (Rev. AB)SN54/74HCT CMOS Logic Family Applications and Restrictions +13

5962-8515401CA

Active

Texas Instruments

HIGH SPEED CMOS LOGIC DUAL NEGATIVE-EDGE TRIGGER J-K FLIP-FLOPS WITH RESET

Deep-Dive with AI

DocumentsLogic Guide (Rev. AB)SN54/74HCT CMOS Logic Family Applications and Restrictions +13

Specifications Pricing Series Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	5962-8515401CA

null

5962-8515401 Series

High Speed CMOS Logic Dual Negative-Edge Trigger J-K Flip-Flops with Reset

Part	Current - Output High, Low [custom]	Current - Output High, Low [custom]	Input Capacitance	Type	Function	Clock Frequency	Supplier Device Package	Output Type	Number of Elements	Trigger Type	Voltage - Supply [Min]	Voltage - Supply [Max]	Current - Quiescent (Iq)	Package / Case	Number of Bits per Element	Mounting Type	Max Propagation Delay @ V, Max CL	Operating Temperature [Min]	Operating Temperature [Max]
Texas Instruments 5962-8515401CA
Texas Instruments CD54HC107F3A	5.2 mA	5.2 mA	10 pF	JK Type	Reset	60 MHz	14-CDIP	Complementary	2	Negative Edge	2 V	6 V	4 çA	14-CDIP	1	Through Hole	29 ns	-55 °C	125 °C

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Bulk	23	$ 13.17
Texas Instruments	TUBE	1	$ 17.41
		100	$ 15.21
		250	$ 11.72
		1000	$ 10.49

Description

General part information

5962-8515401 Series

The ’HC107 and ’HCT107 utilize silicon gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.

These flip-flops have independent J, K, Reset and Clock inputs and Q and Q\ outputs. They change state on the negative-going transition of the clock pulse. Reset is accomplished asynchronously by a low level input.

This device is functionally identical to the HC/HCT73 but differs in terminal assignment and in some parametric limits.

Documents

Technical documentation and resources

5962-8515401CA

Deep-Dive with AI

5962-8515401CA

Deep-Dive with AI

Technical Specifications

5962-8515401 Series

Pricing

Description

5962-8515401 Series

Documents

Logic Guide (Rev. AB)

SN54/74HCT CMOS Logic Family Applications and Restrictions

Designing With Logic (Rev. C)

TI IBIS File Creation, Validation, and Distribution Processes

Power-Up Behavior of Clocked Devices (Rev. B)

CMOS Power Consumption and CPD Calculation (Rev. B)

Input and Output Characteristics of Digital Integrated Circuits

Live Insertion

Implications of Slow or Floating CMOS Inputs (Rev. E)

Signal Switch Data Book (Rev. A)

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

LOGIC Pocket Data Book (Rev. B)

CD54HC107, CD74HC107, CD54HCT107, CD74HCT107 datasheet (Rev. D)

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc

5962-8515401 Series