
LIFCL-17-8MG121I
ActiveFPGA, CROSSLINK-NX, DLL, PLL, 17000 MACROCELLS, 950 MV TO 1.05 V, CSFBGA-121
Deep-Dive with AI
Search across all available documentation for this part.

LIFCL-17-8MG121I
ActiveFPGA, CROSSLINK-NX, DLL, PLL, 17000 MACROCELLS, 950 MV TO 1.05 V, CSFBGA-121
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | LIFCL-17-8MG121I |
|---|---|
| Mounting Type | Surface Mount |
| Number of I/O | 72 |
| Number of LABs/CLBs | 4250 |
| Number of Logic Elements/Cells | 17000 |
| Operating Temperature [Max] | 100 °C |
| Operating Temperature [Min] | -40 C |
| Package / Case | CSPBGA, 121-VFBGA |
| Supplier Device Package | 121-CSFBGA (6x6) |
| Total RAM Bits | 442368 bits |
| Voltage - Supply [Max] | 1.05 V |
| Voltage - Supply [Min] | 0.95 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tray | 1 | $ 21.80 | |
| 25 | $ 19.00 | |||
| 100 | $ 18.27 | |||
Description
General part information
LIFCL-17 Series
LIFCL-17-8MG121I is a CrossLink™-NX family of low-power FPGA. It can be used in a wide range of applications and is optimized for bridging and processing needs in Embedded Vision applications – supporting a variety of high bandwidth sensor and display interfaces, video processing, and machine learning inferencing. It is built on the Lattice Nexus FPGA platform, using low-power 28nm FD-SOI technology. It combines the extreme flexibility of an FPGA with the low power and high reliability (due to extremely low SER) of FD-SOI technology, and offers small footprint package options. CrossLink-NX supports a variety of interfaces including MIPI D-PHY (CSI-2, DSI), LVDS, SLVS, subLVDS, PCI Express, SGMII (Gigabit Ethernet), and more. Processing features of CrossLink-NX include up to 39K Logic Cells, 56 18x18 multipliers, 2.9Mb of embedded memory (consisting of EBR and LRAM blocks), distributed memory, DRAM interfaces (supporting DDR3, DDR3L, LPDDR2, and LPDDR3 up to 1066Mbps x 16 data width).
Documents
Technical documentation and resources
No documents available