5962-8860701JA
ActiveSHIFT REGISTER SINGLE 16-BIT PARALLEL TO SERIAL 24-PIN CDIP TUBE
Deep-Dive with AI
Search across all available documentation for this part.
5962-8860701JA
ActiveSHIFT REGISTER SINGLE 16-BIT PARALLEL TO SERIAL 24-PIN CDIP TUBE
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | 5962-8860701JA |
|---|---|
| null | |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Bulk | 5 | $ 63.08 | |
| Texas Instruments | TUBE | 1 | $ 76.84 | |
| 100 | $ 68.30 | |||
| 250 | $ 56.15 | |||
| 1000 | $ 50.22 | |||
Description
General part information
5962-8860701 Series
SN54LS673, SN74LS673
The 'LS673 is a 16-bit shift register and a 16-bit storage register in a single 24-pin package. A three-state input/output (SER/Q15) port to the shift register allows serial entry and/or reading of data. The storage register is connected in a parallel data loop with the shift register and may be asynchronously cleared by taking the store-clear input low. The storage register may be parallel loaded with shift-register data to provide shift-register status via the parallel outputs. The shift register can be parallel loaded with the storage-register data upon commmand.
A high logic level at the chip-level (CS\) input disables both the shift-register clock and the storage register clock and places SER/Q15 in the high-impedance state. The store-clear function is not disabled by the chip select.
Documents
Technical documentation and resources