Zenode.ai Logo
Beta
⌘K
Log InSign Up
5962-9686001QCA - CDIP (J)

5962-9686001QCA

Active
Texas Instruments

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsLittle Logic Guide 2018 (Rev. G)SNx4AHC74 Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset datasheet (Rev. N)+19
5962-9686001QCA - CDIP (J)

5962-9686001QCA

Active
Texas Instruments

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

Deep-Dive with AI

DocumentsLittle Logic Guide 2018 (Rev. G)SNx4AHC74 Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset datasheet (Rev. N)+19

Technical Specifications

Parameters and characteristics for this part

Specification5962-9686001QCA
null

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyBulk 31$ 9.74
Texas InstrumentsTUBE 1$ 12.88
100$ 11.25
250$ 8.68
1000$ 7.76

Description

General part information

5962-9686001 Series

The SNx4AHC74 dual positive-edge-triggered devices are D-type flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The SNx4AHC74 dual positive-edge-triggered devices are D-type flip-flops.