Zenode.ai Logo
Beta
K
558G-01LF - 558-01 - Block Diagram

558G-01LF

Obsolete
Renesas Electronics Corporation

IC CLK BUFFER 2:4 250MHZ 16TSSOP

Deep-Dive with AI

Search across all available documentation for this part.

558G-01LF - 558-01 - Block Diagram

558G-01LF

Obsolete
Renesas Electronics Corporation

IC CLK BUFFER 2:4 250MHZ 16TSSOP

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

Specification558G-01LF
Differential - Input:OutputYes/No
Frequency - Max [Max]250 MHz
InputCMOS, PECL
Mounting TypeSurface Mount
Number of Circuits1
Operating Temperature [Max]70 °C
Operating Temperature [Min]0 °C
Output3-State, CMOS
Package / Case16-TSSOP
Package / Case [x]0.173 in
Package / Case [y]4.4 mm
Ratio - Input:Output [custom]2:4
Supplier Device Package16-TSSOP
TypeFanout Buffer (Distribution), Divider, Multiplexer
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]2.375 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

558-01 Series

The 558-01 accepts a high speed input of either PECL or CMOS, integrates a divider of 1, 2, 3, or 4, and provides four CMOS low skew outputs. The chip also has output enables so that one, three, or all four outputs can be tri-stated. The 558-01 is a member of the IDT Clock Blocks™ family of clock generation, synchronization, and distribution devices.

Documents

Technical documentation and resources