74ALVC374PW,118
ActiveFLIP FLOP, 74ALVC374, D, 4.1 NS, 300 MHZ, 24 MA, 20 PINS, TSSOP
Deep-Dive with AI
Search across all available documentation for this part.
74ALVC374PW,118
ActiveFLIP FLOP, 74ALVC374, D, 4.1 NS, 300 MHZ, 24 MA, 20 PINS, TSSOP
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | 74ALVC374PW,118 |
|---|---|
| Clock Frequency | 300 MHz |
| Current - Output High, Low | 24 mA |
| Current - Quiescent (Iq) | 10 µA |
| Function | Standard |
| Input Capacitance | 3.5 pF |
| Max Propagation Delay @ V, Max CL | 3.6 ns |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 8 |
| Number of Elements | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | Tri-State, Non-Inverted |
| Package / Case | 20-TSSOP |
| Package / Case [x] | 0.173 in |
| Package / Case [y] | 4.4 mm |
| Supplier Device Package | 20-TSSOP |
| Trigger Type | Positive Edge |
| Type | D-Type |
| Voltage - Supply [Max] | 3.6 V |
| Voltage - Supply [Min] | 1.65 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 0.92 | |
| 10 | $ 0.57 | |||
| 25 | $ 0.48 | |||
| 100 | $ 0.37 | |||
| 250 | $ 0.32 | |||
| 500 | $ 0.29 | |||
| 1000 | $ 0.26 | |||
| Digi-Reel® | 1 | $ 0.92 | ||
| 10 | $ 0.57 | |||
| 25 | $ 0.48 | |||
| 100 | $ 0.37 | |||
| 250 | $ 0.32 | |||
| 500 | $ 0.29 | |||
| 1000 | $ 0.26 | |||
| Tape & Reel (TR) | 2500 | $ 0.23 | ||
| 5000 | $ 0.22 | |||
| 7500 | $ 0.21 | |||
| 12500 | $ 0.20 | |||
| 17500 | $ 0.19 | |||
| 25000 | $ 0.19 | |||
Description
General part information
74ALVC374PW Series
The 74ALVC374 is an octal positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A HIGH onOEcauses the outputs to assume a high-impedance OFF-state. Operation of theOEinput does not affect the state of the flip-flops.
Documents
Technical documentation and resources