72421L10PFG8

Active

Renesas Electronics Corporation

IC FIFO SYNC 64X9 6.5NS 32TQFP

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet

72421L10PFG8

Active

Renesas Electronics Corporation

IC FIFO SYNC 64X9 6.5NS 32TQFP

Deep-Dive with AI

DocumentsDatasheet

Specifications Pricing Series Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	72421L10PFG8

Access Time	6.5 ns
Bus Directional	Uni-Directional
Current - Supply (Max) [Max]	35 mA
Data Rate	100 MHz
Expansion Type	Width, Depth
Function	Synchronous
FWFT Support	False
Memory Size	576
Mounting Type	Surface Mount
Operating Temperature [Max]	70 °C
Operating Temperature [Min]	0 °C
Package / Case	32-LQFP
Programmable Flags Support	True
Retransmit Capability	False
Supplier Device Package	32-TQFP (7x7)
Voltage - Supply [Max]	5.5 V
Voltage - Supply [Min]	4.5 V

72421 Series

64 x 9 SyncFIFO, 5.0V

Part	Data Rate	Expansion Type	Mounting Type	Package / Case	Memory Size	Supplier Device Package	Function	Voltage - Supply [Min]	Voltage - Supply [Max]	Operating Temperature [Max]	Operating Temperature [Min]	Bus Directional	Current - Supply (Max) [Max]	Access Time
Renesas Electronics Corporation 72421L15J8	66.7 MHz	Depth Width	Surface Mount	32-LCC (J-Lead)	576	32-PLCC (14x11.46)	Synchronous	4.5 V	5.5 V	70 °C	0 °C	Uni-Directional	35 mA	10 ns
Renesas Electronics Corporation 72421L10PFG8	100 MHz	Depth Width	Surface Mount	32-LQFP	576	32-TQFP (7x7)	Synchronous	4.5 V	5.5 V	70 °C	0 °C	Uni-Directional	35 mA	6.5 ns
Renesas Electronics Corporation 72421L15JI8	66.7 MHz	Depth Width	Surface Mount	32-LCC (J-Lead)	576	32-PLCC (14x11.46)	Synchronous	4.5 V	5.5 V	85 °C	-40 °C	Uni-Directional	35 mA	10 ns

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Description

General part information

72421 Series

The 72421SyncFIFO™ is a 64 x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

Documents

Technical documentation and resources