Zenode.ai Logo
Beta
K
74ACT16652DL - SSOP (DL)

74ACT16652DL

Obsolete
Texas Instruments

16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

74ACT16652DL - SSOP (DL)

74ACT16652DL

Obsolete
Texas Instruments

16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

Technical Specifications

Parameters and characteristics for this part

Specification74ACT16652DL
Current - Output High, Low24 mA
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements2
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output Type3-State
Package / Case0.295 in
Package / Case56-BSSOP
Package / Case7.5 mm
Supplier Device Package56-SSOP
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 1$ 15.72
20$ 14.45
40$ 13.85
Texas InstrumentsTUBE 1$ 12.30
100$ 10.75
250$ 8.29
1000$ 7.41

Description

General part information

74ACT16652 Series

The 'ACT16652 are 16-bit bus transceivers consisting of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The devices can be used as two 8-bit transceivers or one 16-bit transceiver.

Complementary output-enable (OEAB and) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ACT16652.

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.