
MT40A2G8AG-062E AUT:F
ActiveDRAM, DDR4, 16 GBIT, 2G X 8BIT, 1.6 GHZ, FBGA
Deep-Dive with AI
Search across all available documentation for this part.

MT40A2G8AG-062E AUT:F
ActiveDRAM, DDR4, 16 GBIT, 2G X 8BIT, 1.6 GHZ, FBGA
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | MT40A2G8AG-062E AUT:F |
|---|---|
| Access Time | 19 ns |
| Clock Frequency | 1.6 GHz |
| Grade | Automotive |
| Memory Format | DRAM |
| Memory Interface | POD |
| Memory Organization | 2 G |
| Memory Type | Volatile |
| Mounting Type | Surface Mount |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -40 °C |
| Qualification | AEC-Q100 |
| Supplier Device Package | 78-FBGA (7.5x11) |
| Technology | SDRAM - DDR4 |
| Write Cycle Time - Word, Page | 15 ns |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Box | 1 | $ 23.70 | |
| 10 | $ 22.07 | |||
| 25 | $ 21.84 | |||
| 50 | $ 21.30 | |||
| 100 | $ 18.70 | |||
| 250 | $ 18.07 | |||
| 500 | $ 17.58 | |||
Description
General part information
MT40A2G8 Series
MT40A2G8AG-062E AUT:F is a high-speed dynamic random-access memory internally configured as an eight-bank DRAM for the x16 configuration and a 16-bank DRAM for the x8 configurations. This memory uses an 8n-prefetch architecture to achieve high-speed operation. The 8n-prefetch architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O pins. A single READ or WRITE operation for the memory consists of a single 8n-bit wide, four-clock data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.
Documents
Technical documentation and resources