UC2825J
ObsoleteCURRENT MODE PWM CONTROLLER 1.5A 1000KHZ 16-PIN CDIP TUBE
Deep-Dive with AI
Search across all available documentation for this part.
UC2825J
ObsoleteCURRENT MODE PWM CONTROLLER 1.5A 1000KHZ 16-PIN CDIP TUBE
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | UC2825J |
|---|---|
| Clock Sync | False |
| Control Features | Frequency Control, Soft Start, Enable, Current Limit, Ramp |
| Duty Cycle (Max) | 80 % |
| Frequency - Switching | 1 MHz |
| Function | Step-Up, Step-Up/Step-Down |
| Mounting Type | Through Hole |
| Number of Outputs | 2 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output Configuration | Positive |
| Output Phases | 1 |
| Output Type | Transistor Driver |
| Package / Case | 7.62 mm, 0.3 in |
| Package / Case | 16-CDIP |
| Supplier Device Package | 16-CDIP |
| Synchronous Rectifier | False |
| Topology | Forward Converter, Full-Bridge, Flyback, Half-Bridge, Boost, Push-Pull |
| Voltage - Supply (Vcc/Vdd) [Max] | 30 V |
| Voltage - Supply (Vcc/Vdd) [Min] | 8.4 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Texas Instruments | TUBE | 1 | $ 20.44 | |
| 100 | $ 17.85 | |||
| 250 | $ 13.77 | |||
| 1000 | $ 12.31 | |||
Description
General part information
UC2825M Series
The UC1825 family of PWM control ICs is optimized for high frequency switched mode power supply applications. Particular care was given to minimizing propagation delays through the comparators and logic circuitry while maximizing bandwidth and slew rate of the error amplifier. This controller is designed for use in either current-mode or voltage mode systems with the capability for input voltage feed-forward.
Protection circuitry includes a current limit comparator with a 1V threshold, a TTL compatible shutdown port, and a soft start pin which will double as a maximum duty cycle clamp. The logic is fully latched to provide jitter free operation and prohibit multiple pulses at an output. An under-voltage lockout section with 800mV of hysteresis assures low start up current. During under-voltage lockout, the outputs are high impedance.
These devices feature totem pole outputs designed to source and sink high peak currents from capacitive loads, such as the gate of a power MOSFET. The on state is designed as a high level.
Documents
Technical documentation and resources