Zenode.ai Logo
Beta
K
7130SA55J - 7130 - Block Diagram

7130SA55J

Obsolete
Renesas Electronics Corporation

IC SRAM 8KBIT PARALLEL 52PLCC

Deep-Dive with AI

Search across all available documentation for this part.

7130SA55J - 7130 - Block Diagram

7130SA55J

Obsolete
Renesas Electronics Corporation

IC SRAM 8KBIT PARALLEL 52PLCC

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

Specification7130SA55J
Access Time55 ns
Memory FormatSRAM
Memory InterfaceParallel
Memory Organization1K x 8
Memory Size8 Kbit
Memory TypeVolatile
Mounting TypeSurface Mount
Operating Temperature [Max]70 °C
Operating Temperature [Min]0 °C
Package / Case52-LCC (J-Lead)
Supplier Device Package52-PLCC (19.13x19.13)
TechnologySRAM - Dual Port, Asynchronous
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V
Write Cycle Time - Word, Page [custom]55 ns
Write Cycle Time - Word, Page [custom]55 ns

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

7130LA Series

The 7130 is a high-speed 1K x 8 Dual-Port Static RAM designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the 7140 "SLAVE" Dual-Port in 16-bit-or-more word width systems which would result in full-speed, error free operation without the need for additional discrete logic. An automatic power down feature, controlled by CE, permits the on chip circuitry of each port to enter a very low standby power mode. Military grade product in compliance with MIL-PRF-38535 QML is available.

Documents

Technical documentation and resources