VSP5610RSHR
Active16 BIT, 35MSPS FOUR CHANNEL IMAGING ANALOG FRONT END
Deep-Dive with AI
Search across all available documentation for this part.
VSP5610RSHR
Active16 BIT, 35MSPS FOUR CHANNEL IMAGING ANALOG FRONT END
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | VSP5610RSHR |
|---|---|
| Mounting Type | Surface Mount |
| Number of Bits | 16 |
| Number of Channels | 4 |
| Package / Case | 56-VFQFN Exposed Pad |
| Power (Watts) | 426 mW |
| Supplier Device Package | 56-VQFN (7x7) |
| Voltage - Supply, Analog [Max] | 3.6 V |
| Voltage - Supply, Analog [Min] | 3 V |
| Voltage - Supply, Digital [Max] | 3.6 V |
| Voltage - Supply, Digital [Min] | 3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 11.61 | |
| Digi-Reel® | 1 | $ 11.61 | ||
| Tape & Reel (TR) | 2500 | $ 6.34 | ||
| Texas Instruments | LARGE T&R | 1 | $ 8.88 | |
| 100 | $ 7.24 | |||
| 250 | $ 5.69 | |||
| 1000 | $ 4.83 | |||
Description
General part information
VSP5610 Series
The VSP5610/11/12 are high-speed, high-performance, 16-bit analog-to-digital-converters (ADCs) that have four independent sampling circuit channels for multi-output charge-coupled device (CCD) and complementary metal oxide semiconductor (CMOS) line sensors. Pixel data from the sensor are sampled by the sample/hold (SH) or correlated double sampler (CDS) circuit, and are then converted to digital data by an ADC. Data output is selectable in low-voltage differential signaling (LVDS) or CMOS modes.
The VSP5610/11/12 include a programmable gain to support the pixel level inflection caused by luminance. The integrated digital-to-analog-converter (DAC) can be used to adjust the offset level for the analog input signal. Furthermore, the timing generator (TG) is integrated in these devices for the control of sensor operation.
The VSP5610/11/12 use 1.65 V to 1.95 V for the core voltage and 3.0 V to 3.6 V for I/Os. The core voltage is supplied by a built-in low-dropout regulator (LDO).
Documents
Technical documentation and resources