Zenode.ai Logo
Beta
K
72T18105L6-7BB - 72T18105 - Block Diagram

72T18105L6-7BB

Obsolete
Renesas Electronics Corporation

128K X 18 / 256K X 9 TERASYNC FIFO, 2.5V

Deep-Dive with AI

Search across all available documentation for this part.

72T18105L6-7BB - 72T18105 - Block Diagram

72T18105L6-7BB

Obsolete
Renesas Electronics Corporation

128K X 18 / 256K X 9 TERASYNC FIFO, 2.5V

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

Specification72T18105L6-7BB
Access Time3.8 ns, 12 ns
Bus DirectionalUni-Directional
Current - Supply (Max) [Max]70 mA
Data Rate150 MHz, 66 MHz
Expansion TypeWidth, Depth
FunctionSynchronous, Asynchronous
FWFT SupportTrue
Memory Size2.25 M
Mounting TypeSurface Mount
Operating Temperature [Max]70 °C
Operating Temperature [Min]0 °C
Package / Case240-BGA
Programmable Flags SupportTrue
Retransmit CapabilityTrue
Supplier Device Package240-PBGA (19x19)
Voltage - Supply [Max]2.625 V
Voltage - Supply [Min]2.375 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

72T18105 Series

The 72T18105 is a 128K x 18 / 256K x 9 TeraSync 2.5V FIFO memory with clocked read and write controls and a flexible Bus-Matching x18/x9 data flow. Bus-Matching TeraSync FIFOs are particularly appropriate for network, video, telecommunications, data communications and other applications that need to buffer large amounts of data and match busses of unequal sizes. There are two possible timing modes of operation with these devices: IDT Standard mode and First Word Fall Through mode.

Documents

Technical documentation and resources