UC3706DWTR
Active1.5-A/1.5-A DUAL-CHANNEL GATE DRIVER WITH 40-V VDD, 40-NS FALL TIME, AND DUAL-INPUTS FOR EACH OUTPUT
Deep-Dive with AI
Search across all available documentation for this part.
UC3706DWTR
Active1.5-A/1.5-A DUAL-CHANNEL GATE DRIVER WITH 40-V VDD, 40-NS FALL TIME, AND DUAL-INPUTS FOR EACH OUTPUT
Technical Specifications
Parameters and characteristics for this part
| Specification | UC3706DWTR |
|---|---|
| Channel Type | Independent |
| Current - Peak Output (Source, Sink) | 1.5 A, 1.5 A |
| Driven Configuration | Low-Side |
| Gate Type | N-Channel MOSFET |
| Input Type | Non-Inverting, Inverting |
| Logic Voltage - VIL, VIH [custom] | 2.2 V |
| Logic Voltage - VIL, VIH [custom] | 0.8 V |
| Mounting Type | Surface Mount |
| Number of Drivers | 2 |
| Operating Temperature [Max] | 70 °C |
| Operating Temperature [Min] | 0 °C |
| Package / Case | 16-SOIC |
| Package / Case [x] | 0.295 in |
| Package / Case [y] | 7.5 mm |
| Rise / Fall Time (Typ) [custom] | 40 ns |
| Rise / Fall Time (Typ) [custom] | 30 ns |
| Supplier Device Package | 16-SOIC |
| Voltage - Supply [Max] | 40 VDC |
| Voltage - Supply [Min] | 5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tape & Reel (TR) | 2000 | $ 3.87 | |
| Texas Instruments | LARGE T&R | 1 | $ 6.22 | |
| 100 | $ 5.07 | |||
| 250 | $ 3.98 | |||
| 1000 | $ 3.38 | |||
Description
General part information
UC3706 Series
The UC1706 family of output drivers are made with a high-speed Schottky process to interface between low-level control functions and high-power switching devices - particularly power MOSFET's. These devices implement three generalized functions as outlined below.
First: They accept a single-ended, low-current digital input of either polarity and process it to activate a pair of high-current, totem pole outputs which can source or sink up to 1.5A each.
Second: They provide an optional single-ended to push-pull conversion through the use of an internal flip-flop driven by double-pulse-suppression logic. With the flip-flop disabled, the outputs work in parallel for 3.0A capability.
Documents
Technical documentation and resources