
LTC6957IMS-1#PBF
LTBLOW PHASE NOISE, DUAL OUTPUT BUFFER/DRIVER/LOGIC CONVERTER
Deep-Dive with AI
Search across all available documentation for this part.

LTC6957IMS-1#PBF
LTBLOW PHASE NOISE, DUAL OUTPUT BUFFER/DRIVER/LOGIC CONVERTER
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | LTC6957IMS-1#PBF |
|---|---|
| Differential - Input:Output [custom] | True |
| Differential - Input:Output [custom] | True |
| Frequency - Max [Max] | 300 MHz |
| Input | CML, LVPECL, LVDS, CMOS |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output | LVPECL |
| Package / Case | 12-TSSOP |
| Ratio - Input:Output [custom] | 1:2 |
| Supplier Device Package | 12-MSOP |
| Type | Fanout Buffer (Distribution) |
| Voltage - Supply [Max] | 3.45 V |
| Voltage - Supply [Min] | 3.15 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 1 | $ 12.30 | |
| 10 | $ 8.66 | |||
| 25 | $ 7.72 | |||
| 100 | $ 6.68 | |||
| 250 | $ 6.17 | |||
| 500 | $ 5.86 | |||
| 1000 | $ 5.63 | |||
Description
General part information
LTC6957 Series
The LTC6957-1/LTC6957-2/LTC6957-3/LTC6957-4 is a family of very low phase noise, dual output AC signal buffer/driver/logic level translators. The input signal can be a sine wave or any logic level (≤2VP-P). There are four members of the family that differ in their output logic signal type as follows:LTC6957-1: LVPECL Logic OutputsLTC6957-2: LVDS Logic OutputsLTC6957-3: CMOS Logic, In-Phase OutputsLTC6957-4: CMOS Logic, Complementary OutputsThe LTC6957 will buffer and distribute any logic signal with minimal additive noise, however, the part really excels at translating sine wave signals to logic levels. The early amplifier stages have selectable lowpass filtering to minimize the noise while still amplifying the signal to increase its slew rate. This input stage filtering/noise limiting is especially helpful in delivering the lowest possible phase noise signal with slow slewing input signals such as a typical 10MHz sine wave system reference.ApplicationsSystem Reference Frequency DistributionHigh Speed ADC, DAC, DDS Clock DriverMilitary and Secure RadioLow Noise Timing TriggerBroadband Wireless TransceiverHigh Speed Data AcquisitionMedical ImagingTest and Measurement
Documents
Technical documentation and resources