Zenode.ai Logo
Beta
K
SH8KE7TB1 - Product dimension image

SH8KE7TB1

Active
Rohm Semiconductor

DUAL MOSFET, N-CH, 100V, 8A, SOP ROHS COMPLIANT: YES

Deep-Dive with AI

Search across all available documentation for this part.

SH8KE7TB1 - Product dimension image

SH8KE7TB1

Active
Rohm Semiconductor

DUAL MOSFET, N-CH, 100V, 8A, SOP ROHS COMPLIANT: YES

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSH8KE7TB1
Configuration2 N-Channel
Current - Continuous Drain (Id) @ 25°C8 A
Drain to Source Voltage (Vdss)100 V
Gate Charge (Qg) (Max) @ Vgs19.8 nC
Input Capacitance (Ciss) (Max) @ Vds1110 pF
Mounting TypeSurface Mount
Operating Temperature150 °C
Package / Case8-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
Power - Max [Max]2 W
Rds On (Max) @ Id, Vgs20.9 mOhm
Supplier Device Package8-SOP
TechnologyMOSFET (Metal Oxide)
Vgs(th) (Max) @ Id [Max]2.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 2.84
10$ 1.83
100$ 1.26
500$ 1.02
1000$ 0.94
Digi-Reel® 1$ 2.84
10$ 1.83
100$ 1.26
500$ 1.02
1000$ 0.94
Tape & Reel (TR) 2500$ 0.85
5000$ 0.84
NewarkEach (Supplied on Cut Tape) 1$ 2.65
10$ 1.86
25$ 1.67
50$ 1.50
100$ 1.31
250$ 1.19
500$ 1.06
1000$ 0.97

Description

General part information

SH8KE7 Series

SH8KE7 is a low on-resistance MOSFET ideal for switching and motor drive. This product includes two 100V Nch MOSFETs in a small surface mount package (SOP8).

Documents

Technical documentation and resources

Part Explanation

Application Note

About Export Regulations

Export Information

SH8KE7 Data Sheet

Data Sheet

Overview of ROHM's Simulation Models(for ICs and Discrete Semiconductors)

Technical Article

Importance of Probe Calibration When Measuring Power: Deskew

Schematic Design & Verification

What Is Thermal Design

Thermal Design

PCB Layout Thermal Design Guide

Thermal Design

Taping Information

Package Information

Explanation for Marking

Package Information

Two-Resistor Model for Thermal Simulation

Thermal Design

Condition of Soldering / Land Pattern Reference

Package Information

Method for Monitoring Switching Waveform

Schematic Design & Verification

Notes for Temperature Measurement Using Thermocouples

Thermal Design

Impedance Characteristics of Bypass Capacitor

Schematic Design & Verification

Package Dimensions

Package Information

Method for Calculating Junction Temperature from Transient Thermal Resistance Data

Thermal Design

Measurement Method and Usage of Thermal Resistance RthJC

Thermal Design

How to Use LTspice® Models: Tips for Improving Convergence

Schematic Design & Verification

SOP8 Dual Cu Inner Structure

Package Information

About Flammability of Materials

Environmental Data

Temperature derating method for Safe Operating Area (SOA)

Schematic Design & Verification

What is a Thermal Model? (Transistor)

Thermal Design

Types and Features of Transistors

Application Note

List of Transistor Package Thermal Resistance

Thermal Design

SH8KE7 ESD Data

Characteristics Data

Moisture Sensitivity Level - Transistors

Package Information

MOSFET Gate Drive Current Setting for Motor Driving

Technical Article

Datasheet

Datasheet