
LTC3831IGN#PBF
ActiveHIGH POWER SYNCHRONOUS SWITCHING REGULATOR CONTROLLER FOR DDR MEMORY TERMINATION
Deep-Dive with AI
Search across all available documentation for this part.

LTC3831IGN#PBF
ActiveHIGH POWER SYNCHRONOUS SWITCHING REGULATOR CONTROLLER FOR DDR MEMORY TERMINATION
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | LTC3831IGN#PBF |
|---|---|
| Applications | DDR, Controller |
| Mounting Type | Surface Mount |
| Number of Outputs | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Package / Case | 0.154 in |
| Package / Case | 16-SSOP |
| Package / Case | 3.9 mm |
| Supplier Device Package | 16-SSOP |
| Voltage - Input [Max] | 8 VDC |
| Voltage - Input [Min] | 3 V |
| Voltage - Output [Max] | 4 V |
| Voltage - Output [Min] | 1.27 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 100 | $ 6.59 | |
Description
General part information
LTC3831 Series
The LTC3831 is a high power, high efficiency switching regulator controller designed for DDR memory termination. The LTC3831 generates an output voltage equal to 1/2 of an external supply or reference voltage. The LTC3831 uses a synchronous switching architecture with N-channel MOSFETs. Additionally, the chip senses output current through the drain-source resistance of the upper N-channel FET, providing an adjustable current limit without a current sense resistor.The LTC3831 operates with input supply voltage as low as 3V and with a maximum duty cycle of >91%. It includes a fixed frequency PWM oscillator for low output ripple operation. The 200kHz free-running clock frequency can be externally adjusted or synchronized with an external signal from 100kHz to above 500kHz. In shutdown mode, the LTC3831 supply current drops to <10µA.Feedback VoltageAccuracy Over TempLTC38311.25V1.5%LTC3831-10.75V1.6%ApplicationsDDR SDRAM TerminationSSTL_2 InterfaceSSTL_3 Interface
Documents
Technical documentation and resources