Zenode.ai Logo
Beta
K
BD3539FVM-TR - MICROCHIP PIC12F615-I/MS

BD3539FVM-TR

Active
Rohm Semiconductor

TERMINATION REGULATOR, DDR1/2/3, MSOP-8 ROHS COMPLIANT: YES

Deep-Dive with AI

Search across all available documentation for this part.

BD3539FVM-TR - MICROCHIP PIC12F615-I/MS

BD3539FVM-TR

Active
Rohm Semiconductor

TERMINATION REGULATOR, DDR1/2/3, MSOP-8 ROHS COMPLIANT: YES

Technical Specifications

Parameters and characteristics for this part

SpecificationBD3539FVM-TR
ApplicationsConverter, DDR Bus Termination Regulator
Mounting TypeSurface Mount
Number of Outputs1
Operating Temperature [Max]100 °C
Operating Temperature [Min]-30 ░C
Package / Case8-VSSOP, 8-MSOP
Supplier Device Package8-MSOP
Voltage - Input [Max]5.5 V
Voltage - Input [Min]2.7 V
Voltage - OutputAdjustable

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 3.99
10$ 2.63
25$ 2.27
100$ 1.87
250$ 1.68
500$ 1.56
1000$ 1.46
Digi-Reel® 1$ 3.99
10$ 2.63
25$ 2.27
100$ 1.87
250$ 1.68
500$ 1.56
1000$ 1.46
Tape & Reel (TR) 3000$ 1.27
NewarkEach (Supplied on Cut Tape) 1$ 2.83
10$ 2.25
25$ 2.10
50$ 1.97
100$ 1.82
250$ 1.62
500$ 1.49
1000$ 1.38

Description

General part information

BD3539NUX Series

BD3539NUX is a termination regulator that complies with JEDEC requirements for DDR1-SDRAM, DDR2-SDRAM, and DDR3-SDRAM. This linear power supply uses a built-in N-channel MOSFET and high-speed OP-AMPS specially designed to provide excellent transient response. It has a sink/source current capability of up to 1A and has a power supply bias requirement of 3.3 V (for DDR2 and DDR3) and 5.0 V (for DDR1, DDR2, and DDR3) for driving the N-channel MOSFET. By employing an independent reference voltage input (VDDQ) and a feedback pin (VTTS), this termination regulator provides excellent output voltage accuracy and load regulation as required by JEDEC standards. Additionally, BD3539 has a reference power supply output (VREF)for DDR-SDRAM or for memory controllers. Unlike the VTT output that goes to "Hi-Z" state, the VREF output is kept unchanged when EN input is changed to "Low", making this IC suitable for DDR-SDRAM under "Self Refresh" state.

Documents

Technical documentation and resources

Technical Data Sheet EN

Datasheet

BD3539FVM-TR Flammability

Related Document

BD7541, BD7542

Datasheet

Design Guide and Example of Stencil for Exposed Pad

Thermal Design

θ<sub>JA</sub> and Ψ<sub>JT</sub>

Thermal Design

How to Use the Thermal Resistance and Thermal Characteristics Parameters

Thermal Design

Solder Joint Rate and Thermal Resistance of Exposed Pad

Thermal Design

Heat Dissipation Effect of Thermal Via in Exposed Pad Type Package

Thermal Design

Factory Information

Manufacturing Data

Method for Calculating Junction Temperature from Transient Thermal Resistance Data

Thermal Design

How to Select Reverse Current Protection Diodes for LDO Regulators

Schematic Design & Verification

Reverse Voltage Protection

Schematic Design & Verification

BD3539FVM Data Sheet

Data Sheet

Judgment Criteria of Thermal Evaluation

Thermal Design

Six Steps for Successful Thermal Design of LDO Regulator ICs

White Paper

Problem Situations: Power Supply Does Not Start

Schematic Design & Verification

Thermal Resistance

Thermal Design

PCB Layout Thermal Design Guide

Thermal Design

What Is Thermal Design

Thermal Design

Five Steps for Successful Thermal Design of IC

White Paper

Calculating Junction Temperature from Inrush Current

Thermal Design

Connecting LDOs in Parallel

Schematic Design & Verification

Basics of Linear Regulators

Schematic Design & Verification

Overview of ROHM's Simulation Models(for ICs and Discrete Semiconductors)

Technical Article

Impedance Characteristics of Bypass Capacitor

Schematic Design & Verification

Power Source ON/OFF Characteristics for Linear Regulator

Schematic Design & Verification

UL94 Flame Classifications of Mold Compound

Environmental Data

Measurement Method for Phase Margin with Frequency Response Analyzer (FRA)

Schematic Design & Verification

Suppression Method of Switching Noise Using Linear Regulator and Low Pass Filter

Schematic Design & Verification

Compliance with the ELV directive

Environmental Data

Power Supply Sequence Circuit with General Purpose Power Supply IC

Schematic Design & Verification

MSOP8 Package Information

Package Information