Zenode.ai Logo
Beta
K
UCC38086D - 8-SOIC

UCC38086D

LTB
Texas Instruments

CURRENT MODE PUSH-PULL PWM WITH PROG. SLOPE COMP, 100ΜS SOFT START, 4.3/4.1 UVLO, 0°C TO 70°C

Deep-Dive with AI

Search across all available documentation for this part.

UCC38086D - 8-SOIC

UCC38086D

LTB
Texas Instruments

CURRENT MODE PUSH-PULL PWM WITH PROG. SLOPE COMP, 100ΜS SOFT START, 4.3/4.1 UVLO, 0°C TO 70°C

Technical Specifications

Parameters and characteristics for this part

SpecificationUCC38086D
Clock SyncFalse
Control FeaturesFrequency Control, Current Limit
Duty Cycle (Max)49 %
Frequency - Switching200 kHz
FunctionStep-Up, Step-Up/Step-Down, Step-Down
Mounting TypeSurface Mount
Number of Outputs2
Operating Temperature [Max]70 °C
Operating Temperature [Min]0 °C
Output ConfigurationPositive
Output Phases1
Output TypeTransistor Driver
Package / Case8-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
Supplier Device Package8-SOIC
Synchronous RectifierTrue
TopologyBoost, Buck, Push-Pull, Half-Bridge
Voltage - Supply (Vcc/Vdd) [Max]15 V
Voltage - Supply (Vcc/Vdd) [Min]4.1 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 375$ 2.56
Texas InstrumentsTUBE 1$ 2.77
100$ 2.43
250$ 1.70
1000$ 1.37

Description

General part information

UCC38086 Series

The UCC38083/4/5/6 is a family of BiCMOS pulse width modulation (PWM) controllers for dc-to-dc or off-line fixed-frequency current-mode switching power supplies. The dual output stages are configured for the push-pull topology. Both outputs switch at half the oscillator frequency using a toggle flip-flop. The dead time between the two outputs is typically 110 ns, limiting each output’s duty cycle to less than 50%.

The new UCC3808x family is based on the UCC3808A architecture. The major differences include the addition of a programmable slope compensation ramp to the CS signal and the removal of the error amplifier. The current flowing out of the ISET pin through an external resistor is monitored internally to set the magnitude of the slope compensation function. This device also includes an internal discharge transistor from the CS pin to ground, which is activated at each clock cycle after the pulse is terminated. This discharges any filter capacitance on the CS pin during each cycle and helps minimize filter capacitor values and current sense delay.

The UCC38083 and the UCC38084 devices have a typical soft-start interval time of 3.5 ms while the UCC38085 and the UCC38086 has less than 100 µs for applications where internal soft-start is not desired.