
74ALVCH32374BF
Obsolete3.3V CMOS 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, BUS-HOLD
Deep-Dive with AI
Search across all available documentation for this part.

74ALVCH32374BF
Obsolete3.3V CMOS 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, BUS-HOLD
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | 74ALVCH32374BF |
|---|---|
| Clock Frequency | 150 MHz |
| Current - Output High, Low | 24 mA |
| Function | Standard |
| Input Capacitance | 5 pF |
| Max Propagation Delay @ V, Max CL | 4.2 ns |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 8 |
| Number of Elements | 4 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | Tri-State, Non-Inverted |
| Package / Case | 96-LFBGA |
| Supplier Device Package | 96-CABGA |
| Trigger Type | Positive Edge |
| Type | D-Type |
| Voltage - Supply [Max] | 3.6 V |
| Voltage - Supply [Min] | 2.7 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tray | 278 | $ 1.08 | |
Description
General part information
74ALVCH32374 Series
The 74ALVCH32374 high-speed, low-power 32-bit edge-triggered D-type flip-flop is ideal for use as a buffer register for data synchronization and storage. The Output Enable (OE) and clock (CLK) controls are organized to operate the device as four 8-bit registers, two 16-bit registers, or one 32-bit register with common clock. The 74ALVCH32374 has "bus-hold" which prevents floating inputs and eliminates the need for pull-up/down resistors. The 74ALVCH32374 operates at -40C to +85C
Documents
Technical documentation and resources