UCC27425PG4

Unknown

Texas Instruments

IC GATE DRVR LOW-SIDE 8DIP

Deep-Dive with AI

Search across all available documentation for this part.

UCC27425PG4

Unknown

Texas Instruments

IC GATE DRVR LOW-SIDE 8DIP

Deep-Dive with AI

Specifications Pricing Series Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	UCC27425PG4

Channel Type	Independent
Current - Peak Output (Source, Sink) [custom]	4 A
Current - Peak Output (Source, Sink) [custom]	4 A
Driven Configuration	Low-Side
Gate Type	N-Channel, P-Channel MOSFET
Input Type	Non-Inverting, Inverting
Logic Voltage - VIL, VIH	1 V, 2 V
Mounting Type	Through Hole
Number of Drivers	2
Operating Temperature [Max]	125 °C
Operating Temperature [Min]	-40 °C
Package / Case	0.3 in
Package / Case	8-DIP
Package / Case	7.62 mm
Rise / Fall Time (Typ) [custom]	15 ns
Rise / Fall Time (Typ) [custom]	20 ns
Supplier Device Package	8-PDIP
Voltage - Supply [Max]	15 V
Voltage - Supply [Min]	4 V

UCC27425-Q1 Series

4-A/4-A dual-channel gate driver with enable and inverting/non-inverting inputs

Part	Voltage - Supply [Min]	Voltage - Supply [Max]	Gate Type	Mounting Type	Supplier Device Package	Channel Type	Logic Voltage - VIL, VIH	Number of Drivers	Operating Temperature [Min]	Operating Temperature [Max]	Driven Configuration	Package / Case	Package / Case [custom]	Current - Peak Output (Source, Sink) [custom]	Current - Peak Output (Source, Sink) [custom]	Rise / Fall Time (Typ) [custom]	Rise / Fall Time (Typ) [custom]	Input Type	Package / Case [y]	Package / Case [x]	Grade	Qualification	Package / Case	Package / Case
Texas Instruments UCC27425DGNR	4 V	15 V	N-Channel P-Channel MOSFET	Surface Mount	8-HVSSOP	Independent	1 V 2 V	2	-40 °C	125 °C	Low-Side	8-MSOP 8-TSSOP Exposed Pad	0.118 in 3 mm	4 A	4 A	15 ns	20 ns	Inverting Non-Inverting
Texas Instruments UCC27425D	4 V	15 V	N-Channel P-Channel MOSFET	Surface Mount	8-SOIC	Independent	1 V 2 V	2	-40 °C	125 °C	Low-Side	8-SOIC		4 A	4 A	15 ns	20 ns	Inverting Non-Inverting	3.9 mm	0.154 in
Texas Instruments UCC27425QDRQ1	4 V	15 V	N-Channel P-Channel MOSFET	Surface Mount	8-SOIC	Independent	1 V 2 V	2	-40 °C	125 °C	Low-Side	8-SOIC		4 A	4 A	15 ns	20 ns	Inverting Non-Inverting	3.9 mm	0.154 in	Automotive	AEC-Q100
Texas Instruments UCC27425P	4 V	15 V	N-Channel P-Channel MOSFET	Through Hole	8-PDIP	Independent	1 V 2 V	2	-40 °C	125 °C	Low-Side	8-DIP		4 A	4 A	15 ns	20 ns	Inverting Non-Inverting					0.3 in	7.62 mm
Texas Instruments UCC27425DRG4	4 V	15 V	N-Channel P-Channel MOSFET	Surface Mount	8-SOIC	Independent	1 V 2 V	2	-40 °C	125 °C	Low-Side	8-SOIC		4 A	4 A	15 ns	20 ns	Inverting Non-Inverting	3.9 mm	0.154 in
Texas Instruments UCC27425PG4	4 V	15 V	N-Channel P-Channel MOSFET	Through Hole	8-PDIP	Independent	1 V 2 V	2	-40 °C	125 °C	Low-Side	8-DIP		4 A	4 A	15 ns	20 ns	Inverting Non-Inverting					0.3 in	7.62 mm

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Tube	500	$ 0.96

Description

General part information

UCC27425-Q1 Series

The UCC2742x family of high-speed dual MOSFET drivers can deliver large peak currents into capacitive loads. Three standard logic options are offered – dual-inverting, dual-noninverting, and one-inverting and one-noninverting driver. The thermally enhanced 8-pin PowerPAD™ MSOP package (DGN) drastically lowers the thermal resistance to improve long-term reliability. It is also offered in the standard SOIC-8 (D) or PDIP-8 (P) packages.

Using a design that inherently minimizes shoot-through current, these drivers deliver 4A of current where it is needed most at the Miller plateau region during the MOSFET switching transition. A unique BiPolar and MOSFET hybrid output stage in parallel also allows efficient current sourcing and sinking at low supply voltages.

The UCC2742x provides enable (ENB) functions to have better control of the operation of the driver applications. ENBA and ENBB are implemented on pins 1 and 8 which were previously left unused in the industry standard pin-out. They are internally pulled up to V DD for active high logic and can be left open for standard operation.

Documents

Technical documentation and resources

No documents available